thwap/circuitci
Watch
4
0
Fork
You've already forked circuitci
 0
Code Issues 3 Pull requests Projects Releases Packages Wiki Activity Actions

Phase 2: SKiDL Netlist Generation

New issue
No due date
100% Completed
phase02/netlist
Some checks failed
CI / lint-test (pull_request) Successful in 24s
Details
Generate Artifacts / generate (push) Failing after 23s
Details
#72 by fuzzy was merged 2026-05-03 10:06:29 +00:00
main
Output generated assets
#20 by fuzzy was closed 2026-05-03 10:06:30 +00:00 0 / 1
Save netlist, schematic .kicad_sch, and BOM .csv to generated/ folder
#19 by fuzzy was closed 2026-05-03 10:06:30 +00:00
Generate KiCad netlist and schematic
#18 by fuzzy was closed 2026-05-03 10:06:30 +00:00 0 / 3
Handle component footprint assignment and library paths
#17 by fuzzy was closed 2026-05-03 10:06:30 +00:00
Call KiCad Python API or kicad-cli to create schematic from netlist
#16 by fuzzy was closed 2026-05-03 10:06:30 +00:00
Run SKiDL to produce .net netlist file
#15 by fuzzy was closed 2026-05-03 10:06:30 +00:00
Implement YAML/JSON to SKiDL object mapper
#14 by fuzzy was closed 2026-05-03 10:06:30 +00:00 0 / 3
Generate SKiDL Python script from input
#13 by fuzzy was closed 2026-05-03 10:06:30 +00:00
Parse NET definition into SKiDL nets and connections
#12 by fuzzy was closed 2026-05-03 10:06:30 +00:00
Parse BOM section into SKiDL Part objects
#11 by fuzzy was closed 2026-05-03 10:06:30 +00:00