thwap/circuitci

Watch

Fork 0

phase03/validation #99

Merged

fuzzy merged 3 commits from phase03/validation into main

2026-05-03 22:41:24 +00:00

fuzzy commented

2026-05-03 22:40:40 +00:00

Owner

No description provided.

fuzzy added 3 commits

2026-05-03 22:40:40 +00:00

fix: handle schematic generation exceptions in skidl mapper 9d762af9b7

# Previous message:
fix: wrap schematic generation in try/except to handle routing failures

SKiDL's auto-router fails on complex circuits with op-amps.
Catch the error so netlist generation isn't blocked, schematic
is best-effort.

fix: simplify netlist generation logic and remove schematic generation try/except block db4d126116

# Previous message:
fix: let schematic errors propagate, check outputs independently

Remove try/except around generate_schematic(). generate_and_run now
checks for netlist and schematic files independently of exit code.
A missing schematic is reported as a separate error from missing netlist.

fix: detect KiCad version dynamically in generated script

CI / lint-test (pull_request) Successful in 42s

Details

719194b79e

Generated script probes KICAD9..KICAD6_SYMBOL_DIR env vars and
uses the first one found. Workflow sets both KICAD9 and KICAD8.

fuzzy added this to the Phase 3: Circuit Validation with PySpice and Lcapy milestone

2026-05-03 22:40:43 +00:00

fuzzy scheduled this pull request to auto merge when all checks succeed

2026-05-03 22:40:46 +00:00

fuzzy merged commit 719194b79e into main

2026-05-03 22:41:24 +00:00

fuzzy deleted branch phase03/validation

2026-05-03 22:41:24 +00:00

No reviewers

No labels

No milestone

No project

No assignees

1 participant

Notifications

Due date

The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Dependencies

No dependencies set

Reference

thwap/circuitci!99

No description provided.

Rows
Columns